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Superlattice nanowire pattern transfer 
The superlattice wafer consisting of 100 alternating layers of GaAs (60-nm) and AlxGa(1-x)As (10-
nm) was created by metal-organic chemical vapour deposition (MOCVD) (IQE Ltd., Cardiff, UK). 
The SNAP process begins by cleaving a small piece (~2-mm wide and 5-mm long) of superlattice that 
was served as a template for nanowire patterning. The template was then selectively etched (NH3: 
H2O2: H2O=1:20:300 v/v, 10s; H2O2, 5s; H2O, 20s) to remove partial GaAs on the surface, leaving a 
comb of ~50-nm-high parallel AlxGa(1-x)As ridges. A thin layer (~100 Å) of Pt was evaporated on the 
template to create Pt nanowires along the AlxGa(1-x)As ridges. The Pt nanowires were brought into 
contact with the substrate coated with a thin layer of heat-curable epoxy (20 drops part A to 2 drops 
part B (Epoxy Bond 110, Allied High Tech Products, Ranch Dominguez, CA) plus 0.25-ml 
poly(methyl methacrylate) in 15-ml chlorobenzene). After epoxy curing, the entire assembly was 
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immersed in the etchant (H2O2: H3PO4: H2O=1:5:50 v/v, 6~7 hr). The template was slowly dissolved 
to release the Pt nanowires to the substrate. The Pt nanowires served as an etch mask for directional 
RIE to convert the underlying thin film into a nanowire array.  
Template-assisted assembly technique 
The as-purchased FeO QDs (Ocean NanoTech, Arkansas) was in solution form, in which 
chloroform was used as the solvent. The solution was diluted by toluene to a concentration of 1 mg/ml, 
followed by 1 hr sonication. The resulting solution should be homogeneous without any precipitates. 
Before starting the template-assisted assembly, the memory chip was cooked in Remover PG 
(MicroChem, Massachusetts) at 150 °C for 30 min to remove any organic contamination on the 
surface. The clean chip was then baked (150 °C, 15 min), followed by surface functionalization with 
hexamethyldisilazane (HMDS). The functionalization was performed by exposing the chip to HMDS 
vapour in a sealed box for 15 min. The functionalized chip was soaked in the FeO QD solution and 
slowly withdrawn via a syringe pump (NE-1000 syringe pump, New Era pump Systems). The well-
controlled speed was optimized for~ 2 mm/min to reach the best assembly result. 
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Figure S1. The device fabrication scheme. A) SNAP Pt NWs are released onto the pre-doped SOI 
substrate. B) An additional Pt mask is patterned over the Pt NWs to protect the micro-scale Si 
contacts. The mask pattern is transferred into the underlying Si with directional RIE. C) The 
transferred and sectioned pattern consists of lightly-doped SiNWs connected to highly-doped Si 
contacts. The entire pattern is fabricated from the same single crystal Si film. D) After surface 
treatment and source/drain metallization, a thin layer of HfO2 is deposited as the tunnel oxide. E) The 
template-assisted assembly technique is carried out to align the FeO QDs into the SiNW trenches. F) 
The device is finished after patterning the metal gates atop the HfO2 control oxide. 
Device fabrication 
Both n- and p-type memory devices were simultaneously fabricated on 6” (100) SOI wafers with a 
~30-nm (100) Si film atop 250-nm buried SiO2. The non-self-aligned doping procedure can achieve 
~0.1-µm accuracy via the Moiré technique.[1] Two ion implantations were sequentially carried out to 
heavily dope the n- and p-type source and drain regions (phosphorus dose of 3.2×1014 cm-2 at 10 keV; 
boron dose of 3.8×1014 cm-2 at 5 keV, Core Systems). A 1-µm channel length was defined by the 
spacing between the adjacent source and drain. After cleaning, the implanted wafers were annealed 
under N2 at 900 °C for 10s to activate the dopants. Next, the SNAP method[2, 3] was used to prepare 
highly ordered arrays of 2-mm-long, 10-nm-wide SiNWs on the pre-doped wafers. The Pt NWs were 
initially produced as an etch mask by using SNAP (Figure S1A). To fabricate low-resistivity micron-
scale ohmic contacts, the Pt contact mask was made by using photolithography and lift-off process 
(Figure S1B).[4] Then the NW/micropatterned mask was transferred into the underlying silicon with a 
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directional reactive ion etch (RIE) (CF4 to He 20:30, 5 mTorr, 40 W, 4 min). After metal removal and 
device sectioning, the resulting SiNW arrays accompanied with micron-scale Si contacts were 
fabricated (Figure S1C). All devices reported here have 20 SiNWs in their channel regions. Prior to 
source/drain metallization, the devices were cleaned and oxidized in a rapid thermal processor (O2, 
1000 °C, 35 °C/s, 15 s hold time) followed by a forming gas anneal (5% H2 in N2, 475 °C, 5 min). A 
~4-nm thermal silicon dioxide (SiO2) was grown to passivate the Si surface. This surface treatment 
can dramatically reduce the SiNW surface state density[5, 6] and significantly improve the performance 
metrics of SiNW FETs.[7] In addition, growing a high-quality SiO2 on Si surface is also a key step to 
integrate hafnium oxide (HfO2) gate dielectrics.[8-10] The HF-resistant Cr/Au (10-nm/50nm) 
interconnect was used to sustain the frequently-used HF etching process, which was used to etch HfO2. 
To make good ohmic contacts, the interconnect was designed to directly contact the micro-scale Si 
pads (Figure S1D), on which the native oxide was removed aforehand via buffered oxide etch (BOE). 
In our memory devices, the high-κ HfO2 was utilized as the tunnel and control oxide. Compared to 
SiO2, HfO2 has two major advantages. First, the lower electron/hole barrier height to SiNWs can 
enhance the tunnel current to accelerate the program operation.[11, 12] Second, the larger dielectric 
constant allows the HfO2 tunnel oxide to have much thicker physical thickness while keeping the 
same electrical equivalent oxide thickness (EOT).[11-13]. A thicker HfO2 tunnel oxide can improve the 
data retention performance by reducing the gate leakage current. Herein a ~6.4nm-thick HfO2 was 
conformally coated onto the substrate using atomic layer deposition (ALD).  
Figure S1E illustrates the template-assisted assembly technique[14-16] that was used to align FeO 
QDs into the SiNW trenches. The substrate was first baked to remove the surface moisture, followed 
by the chemical functionalization with hexamethyldisilazane (HMDS). The entire substrate was then 
soaked into the FeO QD solution (FeO QDs in chloroform, Ocean NanoTech) and slowly withdrawn 
via a syringe pump. The FeO QDs were self-assembled to form a close-packed matrix (Figure 1(c)) 
inside the SiNW trenches via interfacial capillary force and geometric confinement[15]. Both solution 
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concentration and withdraw speed were carefully optimized to get a well-packed FeO matrix. This 
assembly technique can apply to varying-sized FeO QDs to reach a controllable packing density 
(Figure 3A). The assembled FeO QDs can offer numerous available DOS to store the injected charges. 
A thick layer of HfO2 (~18.9-nm) was then deposited as the control oxide to block the injected 
charges. Before the device characterization, the HfO2 atop the probing pads was completely removed 
by repeating the HF wet etching. Thus, the HF-resistant Cr/Au was used as the interconnect to avoid 
the metal corrosion. The device fabrication was finalized by patterning the top metal gates, as shown 
in Figure S1F. 
 
The charge transport mechanism of the memory devices 
The current density of Fowler-Nordheim (F-N) tunneling  has the form[17] 
 =  ∙  ∙ exp 
− 																																																																				(1) 
where E is the electric field, and A and B are constants in terms of effective carrier mass and energy 
barrier height. Equation (1) can be rewritten as 
ln 
  = ln() −

 																																																																								(2) 
A plot of equation (2) is known as F-N plot. If the charge transport is dominated by F-N tunneling, 
its F-N plot shows the linear dependence on the inverse of electric field. 
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Figure S2. The transfer characteristics of the gate current density as a function of gate voltage. The 
tested memory device has ~8.8-nm tunnel oxide, ~15.8-nm control oxide and 10-nm FeO QDs. 
To determine the transport mechanism of our memory devices, the gate current as a function of gate 
voltage is measured. The gate current density can be obtained by dividing the gate current by the 
SiNW surface area, as shown in Figure S2. The current density starts to increase rapidly when the 
absolute gate voltage is greater than 10V. The inset shows the device F-N plot biased at high gate 
voltage, ranging from 9.5V-12V. The result exhibits the linear dependency on 1/E, which 
demonstrates F-N tunneling is the transport mechanism of our memory devices. 
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Figure S3. The transfer characteristics of n-type memory devices biased at ±8V (A) and ±6V (B) 
gate voltage. Compared to the p-type counterparts, the n-type devices have smaller memory 
window under the same gate bias. Furthermore, they are more vulnerable to gate voltage stress, 
which can be represented by the increasing subthreshold swing (SS). A large SS degradation is 
observed after one program/erase operation is performed. 
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Figure S4. A) Evolution of the threshold voltage shift 
as a function of gate voltage. The program/erase 
duration is set to 52.5 ms. B) The device speed test. 
The erase/program voltage is set to +/- 21 V. C) All 
tests use the same memory device that integrates 10-
nm FeO QDs. 
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Calculation of the capacitive coupling ratio of a memory device 
The capacitive coupling ratio of the memory device can be calculated based on the simplified model 
shown in Figure S6. The equivalent capacitor of each layer is modeled by its physical thickness (t) 
and the dielectric constant (εr). The following is the parameters used in this calculation. Control HfO2: 
t = 18.9 nm, εr = 15.9; FeO QD: t = 10 nm, εr = 14.2; Tunnel HfO2: t = 6.4 nm, εr = 15.9; Passivation 
SiO2: t = 4 nm, εr = 3.9. The calculated capacitor ratio is as follows: CC-HfO2 : CQD : CT-HfO2 : CSiO2 = 
0.863 : 1.456 : 2.548 : 1. 
To keep charge conservation, the ratio of voltage drop across each capacitor is inversely 
proportional to its capacitor value. Thus, the ratio of the voltage drop across the SiO2 to the applied 
gate voltage is given by 
γ =  =
1  
1
!"#$ + 1 &' + 1 ("#$ + 
1  
)
																																																(3) 
Substitute the capacitor ratio into equation (1), the value of γ is ~0.31. For the device that was tested 
at a gate voltage of +/- 21V, a 6.5-V voltage drop across the 4-nm SiO2 can result in an electric field 
(~1.6 × 107 V/cm) higher than its dielectric strength (107 V/cm). We can reduce γ by using thicker 
control oxide (smaller CC-HfO2) or larger FeO QDs (smaller CQD). 
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Calculation of the average number of stored charges per FeO QD 
To estimate the total stored charges in the memory device, we first need to know the total 
capacitance of the control oxide. It can be approximated[18] by 
!"#$ =
+$$ ∙ 2, ∙ -#$ ∙ .&'
/!"#$ +
-#$-&' ∙ .&'
																																																														 (4) 
where Neff is total number of QDs, rQD is the radius of FeO QDs, tC-HfO2 is the control oxide thickness, 
εHfO2 and εQD are the permittivities of HfO2 and FeO QD, respectively. The total stored charges, NCharge, 
can be described by 
+!123 =
!"#$ ∙ ∆(#
5 																																																																			(5) 
here ∆VTH is the threshold voltage shift. The average number of stored charges per FeO QD, nCharge,can 
be expressed as 
7!123 =
+!123
+$$ =
2, ∙ -#$ ∙ .&' ∙ ∆(#
5 ∙ (/!"#$ +
-#$-&' ∙ .&')
																																											(6) 
From our statistic data, the average ∆VTH of 18- and 5-nm FeO QDs are -0.418 and -0.156 V, 
respectively. Substitute the following parameters (tC-HfO2 = 14.2 nm, εHfO2 = 15.9, εQD = 14.2) into 
 
Figure S6. The simplified capacitor model of the memory device. 
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equation (6), the calculation shows each18-nm FeO QD holds ~7.7 unit charges but each 5-nm FeO 
QD only holds 0.3 unit charges. The result implies the charging energy of FeO QDs, which can be 
expressed as q2/(8π×εHfO2×rQD),[18] dominates the charge transport of this type of memory devices. 
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